

Dmitry Kheyfits (SBN 321326)  
dkheyfits@kblit.com  
KHEYFITS BELENKY LLP  
4 Embarcadero Center, Suite 1400  
San Francisco, CA 94111  
Tel: 415-429-1739  
Fax: 415-429-6347

Andrey Belenky (*pro hac vice* to be filed)  
abelenky@kblit.com  
Hanna G. Cohen (*pro hac vice* to be filed)  
hgcohen@kblit.com  
KHEYFITS BELENKY LLP  
1140 Avenue of the Americas, 9<sup>th</sup> Floor  
New York, NY 10036  
Tel: 212-203-5399  
Fax: 212-203-6445

Attorneys for Plaintiff  
Computer Circuit Operations LLC

**UNITED STATES DISTRICT COURT  
NORTHERN DISTRICT OF CALIFORNIA**

COMPUTER CIRCUIT OPERATIONS LLC,

Plaintiff

v.

ARASTU SYSTEMS, INC. and ARASTU  
SYSTEMS PVT. LTD,

Defendants

**Case No.: 5:19-cv-3719**

**COMPLAINT FOR PATENT  
INFRINGEMENT**

**DEMAND FOR JURY TRIAL**

1 Plaintiff Computer Circuit Operations LLC (“CCO”), for its Complaint against  
2 Defendants Arastu Systems, Inc. (“Arastu-America”) and Arastu Systems Pvt. Ltd (“Arastu-  
3 India”) (collectively, “Arastu” or “Arastu Defendants”), hereby alleges as follows:

4 **PARTIES**

5 1. Plaintiff CCO is a limited liability company organized and existing under the laws  
6 of the State of New York, having its principal place of business at 1629 Sheepshead Bay Road,  
7 Floor 2, Brooklyn, New York, 11235.

8 2. On information and belief, Defendant Arastu-India is an Indian private limited  
9 company with a principal place of business at 301 Safal Prelude, Corporate Road, Prahlad Nagar,  
10 Ahmedabad, India.

11 3. On information and belief, Defendant Arastu-America is a California corporation  
12 with a principal place of business at 2690 S White Rd, Ste 245, San Jose CA 95148

13 **JURISDICTION AND VENUE**

14 4. This is an action under the patent laws of the United States, 35 U.S.C. §§ 1, et  
15 seq., for infringement by Arastu of claims of U.S. Patent Nos. 6,820,234, 7,107,386, 7,278,069,  
16 and 7,426,603 (“the Patents-in-Suit”).

17 5. This Court has subject matter jurisdiction pursuant to 28 U.S.C. §§ 1331 and  
18 1338(a).

19 6. This Court has personal jurisdiction over Arastu-India pursuant to Fed. R. Civ. P.  
20 4(k)(2).

21 7. Venue is proper as to Arastu-India in this district under 28 U.S.C. § 1391(c)  
22 because, *inter alia*, it is a foreign corporation.

23 8. Arastu-America is subject to personal jurisdiction of this Court because, *inter alia*,  
24 on information and belief, (i) Arastu-America is headquartered in the State of California, (ii)  
25

1 Arastu-America maintains office locations in the State of California; (iii) Arastu-America is  
2 registered to transact business in the State of California; and (iv) Arastu-America has committed  
3 and continues to commit acts of patent infringement in the State of California, including by  
4 making, using, offering to sell, and/or selling accused products and services in California, and/or  
5 importing the Accused Products into California.

6  
7 9. Venue is proper as to Arastu-America in this district because, inter alia, on  
8 information and belief, Arastu-America is headquartered in, and maintains a regular and  
9 established place of business, in this judicial district, and Arastu-America has committed and  
10 continues to commit acts of patent infringement in this judicial district, including by making,  
11 using, offering to sell, and/or selling accused products and services in this district, and/or  
12 importing accused products and services into this district.

### 13 **BACKGROUND**

14  
15 10. On November 16, 2004, the United States Patent and Trademark Office duly and  
16 lawfully issued U.S. Patent No. 6,820,234 (“the ’234 Patent”), entitled “Skew Calibration Means  
17 And A Method Of Skew Calibration.” A copy of the ’234 Patent is attached as Exhibit A hereto.

18 11. Alexander Roger Deas, Ilya Valerievich Klotchkov, Igor Anatolievich  
19 Abrossimov, and Vasily Grigorievich Atyunin invented the technology claimed in the ’234  
20 Patent.

21  
22 12. On September 12, 2006, the United States Patent and Trademark Office duly and  
23 lawfully issued U.S. Patent No. 7,107,386 (“the ’386 Patent”), entitled “Memory Bus Arbitration  
24 Using Memory Bank Readiness.” A copy of the ’386 Patent is attached as Exhibit B hereto.

25 13. Stephen Clark Purcell and Scott Kimura invented the technology claimed in the  
26 ’386 Patent.

27 14. On October 2, 2007, the United States Patent and Trademark Office duly and  
28

1 lawfully issued U.S. Patent No. 7,278,069 (“the ’069 Patent”), entitled “Data transmission  
2 apparatus for high-speed transmission of digital data and method for automatic skew  
3 calibration.” A copy of the ’069 Patent is attached as Exhibit C hereto.

4 15. Igor Anatolievich Abrosimov, Vasily Grigorievich Atyunin, Alexander Roger  
5 Deas, and Ilya Vasilievich Klotchkov invented the technology claimed in the ’069 Patent.

6 16. On September 16, 2008, the United States Patent and Trademark Office duly and  
7 lawfully issued U.S. Patent No. 7,426,603 (“the ’603 Patent”), entitled “Memory Bus Arbitration  
8 Using Memory Bank Readiness.” A copy of the ’603 Patent is attached as Exhibit D hereto.

9 17. Stephen Clark Purcell and Scott Kimura invented the technology of the ’603  
10 Patent.

11 18. CCO is the assignee and owner of the right, title, and interest in and to the  
12 Patents-in-Suit, including the right to assert all causes of action arising under said patents and the  
13 right to any remedies for infringement.

14 **NOTICE**

15 19. By letter dated April 30, 2019, CCO notified Arastu-America of the existence of  
16 the Patents-in-Suit, and of direct and induced infringement by Arastu. CCO’s letter identified  
17 exemplary infringing Arastu products and an exemplary infringed claim for each of the Patents-  
18 in-Suit.

19 20. As of the date of this Complaint, CCO has not received any response from Arastu.

20 21. Accordingly, Arastu has received notice of the Patents-in-Suit and of direct and  
21 induced infringement thereof by Arastu.

22 **COUNT I: INFRINGEMENT OF THE ’234 PATENT**

23 22. Plaintiff incorporates the preceding paragraphs as if fully set forth herein.

24 23. On information and belief, the Arastu Defendants have, individually, and jointly,

1 infringed the '234 Patent pursuant to 35 U.S.C. § 271(a), literally or under the doctrine of  
2 equivalents, by making, using, offering to sell, selling in the United States, or importing into the  
3 United States the Arastu DDR3, LPDDR3, DDR4, and LPDDR4 Memory Controllers (“Accused  
4 Arastu Products”).

5         24. For example, on information and belief, Arastu has infringed at least claim 28 of  
6 the '234 Patent by making, using, offering to sell, selling in the United States, or importing into  
7 the United States a timing uncertainty reduction system for calibration of a high speed  
8 communication apparatus, including during development, design, testing, and verification of the  
9 Accused Arastu Products. *See* Arastu LPDDR3/4 DRAM Memory Controller Datasheet, Ex. 1  
10 at 1 (showing the Initialization and Training Control block connected to LPDDR PHY via the  
11 DFI Training interface; “Supports all LPDDR3/4 commands and trainings”). Accused Arastu  
12 Products initiate Write Leveling and Read Optimization. *See Id.* *See also* Ex. 2, LPDDR4,  
13 JESD209-4B, Feb. 2017, pp. 186, 190-194. The PHY comprises at least one driving register for  
14 latching transmitted signals, with a plurality of input and outputs. The PHY further comprises at  
15 least one receiving register for latching received signals, with a plurality of inputs and outputs.  
16 The memory controller comprises a main clock for generating a main clock signal. Ex. 2,  
17 LPDDR4, JESD209-4B, Feb. 2017, p. 17. The PHY further comprises a reference clock for  
18 generating a reference signal for calibrating the receiving register, such as during DQ Read  
19 Training. *See* Ex. 2, LPDDR4, JESD209-4B, Feb. 2017, p. 190. The reference clock is  
20 associated with the main clock. The PHY further comprises a first set of phase shift means  
21 associated with said driving register, such as phase shift circuitry, for the relative alignment of  
22 the driving signals’ timing, such as the circuitry of the PHY supporting the write leveling feature.  
23 *Id.* at 186 (“4. DRAM may or may not capture first rising edge of DQS<sub>t</sub> due to an unstable first  
24 rising edge. Hence provide at least consecutive 2 pulses of DQS signal input is required in every  
25  
26  
27  
28

1 DQS input signal during Write Training Mode. The captured clock level by each DQS edges are  
2 overwritten at any time and the DRAM provides asynchronous feedback on all the DQ bits after  
3 time tWLO. 5. The feedback provided by the DRAM is referenced by the controller to  
4 increment or decrement the DQS\_t and/or DQS\_c delay settings. 6. Repeat step 4 through step 5  
5 until the proper DQS\_t/DQS\_c delay is established.”).

6  
7 25. On information and belief, Arastu has induced, and continues to induce,  
8 infringement of the '234 Patent pursuant to 35 U.S.C. § 271(b), by actively and knowingly  
9 inducing, directing, causing, and encouraging others, including, but not limited to, its customers  
10 and end users, to make, use, sell, and/or offer to sell in the United States, and/or import into the  
11 United States, DDR3, LPDDR3, DDR4, and LPDDR4 systems that incorporate the Accused  
12 Arastu Products. Arastu had the knowledge of the '234 Patent and acted with specific intent to  
13 encourage its customers and end users to make, use, sell, and/or offer to sell in the United States  
14 and/or import into the United States the infringing instrumentalities described above, including  
15 by providing the Accused Arastu Products, corresponding technical documentation, and assisting  
16 customers with integrating, testing, and verification thereof.

17  
18 26. On information and belief, Arastu has committed the foregoing infringing  
19 activities without a license.

20 27. On information and belief, Arastu's infringing activities commenced at least six  
21 years prior to the filing of this complaint, entitling CCO to past damages.

22 28. On information and belief, Arastu knew the '234 Patent existed, knew of an  
23 exemplary infringed claim of the '234 Patent, and knew of exemplary infringing Arastu products  
24 while committing the foregoing infringing acts, thereby willfully, wantonly, and deliberately  
25 infringing the '234 Patent.  
26  
27  
28

**COUNT II: INFRINGEMENT OF THE '386 PATENT**

29. Plaintiff incorporates the preceding paragraphs as if fully set forth herein.

30. On information and belief, the Arastu Defendants have, individually, and jointly, infringed the '386 Patent pursuant to 35 U.S.C. § 271(a), literally or under the doctrine of equivalents, by making, using, offering to sell, selling in the United States or importing into the United States the Accused Arastu Products.

31. For example, on information and belief, Arastu has infringed at least claim 1 of the '386 Patent by making, using, offering to sell, selling in the United States or importing into the United States an apparatus adapted to send a plurality of memory transactions over a memory bus to a memory having a plurality of memory banks. *See, e.g.,* Arastu LPDDR3/4 DRAM Memory Controller, p. 1, Ex. 1. DDR3/4 Memory to which the Accused Arastu Products connect has multiple memory banks. The Accused Arastu Products send the requests over a memory bus. Ex. 1 at 2 (“Maximizes DAM bus utilization . . .”). The Accused Arastu Products comprise a queue comprising a plurality of request stations for storing memory transactions, such as read requests. *See* Ex. 1 at 1. Each of the memory transactions is addressed to one of the memory banks. The Accused Arastu Products include an arbiter, such as the Command Buffer, the Bank Management Unit, and/or the DFI Interface. *See* Ex. 1 at 1. Arastu’s arbiter is simultaneously coupled to each of the request stations and adapted to select any of the memory transactions. *See* Ex. 1 at 2 (“Maximizes DRAM bus utilization by implementing Look-Ahead command processing and Bank Management”). The arbiter is configured to generate a plurality of bank readiness signals, such as following the submission of an activate command to the DDR4 memory. Arastu’s arbiter, based on the bank readiness signals, is configured to select one of the memory transactions for transmission over the memory bus. Ex. 1 at 2. (“Maximizes DRAM bus utilization by implementing Look-Ahead command processing and Bank Management”).

1           32. On information and belief, Arastu has induced, and continues to induce,  
2 infringement of the '386 Patent pursuant to 35 U.S.C. § 271(b), by actively and knowingly  
3 inducing, directing, causing, and encouraging others, including, but not limited to, its customers  
4 and end users, to make, use, sell, and/or offer to sell in the United States, and/or import into the  
5 United States, DDR3, LPDDR3, DDR4, and LPDDR4 systems that incorporate the Accused  
6 Arastu Products. Arastu had the knowledge of the '386 Patent and acted with specific intent to  
7 encourage its customers and end users to make, use, sell, and/or offer to sell in the United States  
8 and/or import into the United States the infringing instrumentalities described above, including  
9 by providing the Accused Arastu Products, corresponding technical documentation, and assisting  
10 customers with integrating, testing, and verification thereof.  
11

12           33. On information and belief, Arastu has committed the foregoing infringing  
13 activities without a license.  
14

15           34. On information and belief, Arastu's infringing activities commenced at least six  
16 years prior to the filing of this complaint, entitling CCO to past damages.

17           35. Arastu knew the '386 Patent existed, knew of its claims, and knew of Arastu  
18 infringing products while committing the foregoing infringing acts, thereby willfully, wantonly,  
19 and deliberately infringing the '386 Patent.  
20

### 21           **COUNT III: INFRINGEMENT OF THE '069 PATENT**

22           36. Plaintiff incorporates the preceding paragraphs as if fully set forth herein.

23           37. On information and belief, the Arastu Defendants have, individually, and jointly,  
24 infringed the '069 Patent pursuant to 35 U.S.C. § 271(a), literally or under the doctrine of  
25 equivalents, by making, using, offering to sell, selling in the United States, or importing into the  
26 United States the Accused Arastu Products.

27           38. For example, on information and belief, Arastu has infringed at least claim 12 of  
28



1 the '069 Patent by performing a method for automatic skew calibration of a transmission  
2 apparatus, including during development, design, testing, and verification of the Accused Arastu  
3 Products. *See* Arastu LPDDR3/4 DRAM Memory Controller Datasheet, Ex. 1 at 1 (showing the  
4 Initialization and Training Control block connected to LPDDR PHY via the DFI Training  
5 interface; “Supports all LPDDR3/4 commands and trainings”). Accused Arastu Products initiate  
6 Write Leveling and Read Optimization. *See Id.* *See also* Ex. 2, Ex. 2, LPDDR4, JESD209-4B,  
7 Feb. 2017, pp. 186, 190-194. Arastu calibrates registers of the receiver, such as the receiving  
8 PHY registers in relation to a reference clock edge. Arastu calibrates propagation delays of  
9 registers of the transmitter, using the calibrated registers of the receiver with the Write Leveling  
10 feature. *Id.* at 186 (“The DRAM samples the clock state with the rising edge of DQS signals,  
11 and asynchronously feeds back to the memory controller.”). The calibration is performed by  
12 measuring time offsets between different signals that form a communication channel, including  
13 the DQS<sub>t</sub>-DQS<sub>c</sub> and CK<sub>t</sub>-CK<sub>c</sub> signals. The calibration is performed for a plurality of data  
14 patterns, such as DQS<sub>t</sub> – DQS<sub>c</sub> patterns with variable delays. *Id.* at 186 (“The DRAM  
15 samples the clock state with the rising edge of DQS signals, and asynchronously feeds back to  
16 the memory controller. The memory controller references this feedback to adjust the clock-to-  
17 data strobe signal relationship for each DQS<sub>t</sub>/DQS<sub>c</sub> signal pair.”). Arastu applies the  
18 measured time offsets to compensate for the inter-signal skew by performing relative alignment  
19 of the measured offsets to a main clock edge. *See Id.*

20  
21  
22  
23 39. On information and belief, Arastu has induced, and continues to induce,  
24 infringement of the '069 Patent pursuant to 35 U.S.C. § 271(b), by actively and knowingly  
25 inducing, directing, causing, and encouraging others, including, but not limited to, its customers  
26 and end users, to make, use, sell, and/or offer to sell in the United States, and/or import into the  
27 United States, DDR3, LPDDR3, DDR4, and LPDDR4 systems that incorporate the Accused  
28

1 Arastu Products. Arastu had the knowledge of the '069 Patent and acted with specific intent to  
2 encourage its customers and end users to make, use, sell, and/or offer to sell in the United States  
3 and/or import into the United States the infringing instrumentalities described above, including  
4 by providing the Accused Arastu Products, corresponding technical documentation, and assisting  
5 customers with integrating, testing, and verification thereof.

6  
7 40. On information and belief, Arastu has committed the foregoing infringing  
8 activities without a license.

9 41. On information and belief, Arastu's infringing activities commenced at least six  
10 years prior to the filing of this complaint, entitling CCO to past damages.

11 42. On information and belief, Arastu knew the '069 Patent existed, knew of an  
12 exemplary infringed claim of the '069 Patent, and knew of exemplary infringing Arastu products  
13 while committing the foregoing infringing acts, thereby willfully, wantonly, and deliberately  
14 infringing the '069 Patent.

15  
16 **COUNT IV: INFRINGEMENT OF THE '603 PATENT**

17 43. Plaintiff incorporates the preceding paragraphs as if fully set forth herein.

18 44. On information and belief, the Arastu Defendants have, individually, and jointly,  
19 infringed the '603 Patent pursuant to 35 U.S.C. § 271(a), literally or under the doctrine of  
20 equivalents, by making, using, offering to sell, selling in the United States or importing into the  
21 United States the Accused Arastu Products.

22 45. For example, on information and belief, Arastu has infringed at least claim 14 of  
23 the '603 Patent by performing a method of using a multiplexer to manage the transmission of a  
24 plurality of memory transactions to a memory having a plurality of memory banks, including  
25 during development, design, testing, and verification of the Accused Arastu Products. The  
26 Accused Arastu Products include a multiplexer, such as the Command Buffer, the Bank  
27  
28

1 Management Unit, and/or the DFI Interface. Ex. 1 at 1. DDR3/4 Memory to which the Accused  
2 Arastu Products connect has multiple memory banks. The multiplexer in the Accused Arastu  
3 Products comprises a plurality of multiplexer inputs for receiving the plurality of memory  
4 transactions, such as the inputs from AHB/AXI Slave buffers. *See* Ex. 1 at 1. The multiplexer  
5 also comprises a multiplexer output for sending each of the plurality of memory transactions to  
6 the memory, such as the DFI Status/Command and Data lines. *See* Ex. 1 at 1. Arastu receives a  
7 plurality of memory transactions at the multiplexer inputs. Each of the memory transactions is  
8 addressed to a corresponding memory bank. The Accused Arastu Products associate a priority  
9 with each received memory transaction. Ex. 1 at 2. (“Programmable Priority/QoS based system  
10 bus interface”). The Accused Arastu Products generate a plurality of bank readiness signals  
11 indicating the readiness of each memory bank available to accept a memory transaction, such as  
12 following the submission of activate commands to the DDR4 memory. The bank readiness  
13 signals are based on the plurality of memory transactions at the multiplexer inputs and the  
14 multiplexer output. *See* Ex. 1 at 2 (“Maximizes DRAM bus utilization by implementing Look-  
15 Ahead command processing and Bank Management”). Arastu sends each of the plurality of  
16 memory transactions to its corresponding memory bank via the DFI Interface Status/Command  
17 and Data lines based on the associated priorities and the bank readiness signals. *See* Ex. 1 at 1.  
18 *See also* Ex. 1 at 2 (“Programmable Priority/QoS based system bus interface” and “Maximizes  
19 DRAM bus utilization by implementing Look-Ahead command processing and Bank  
20 Management”).  
21  
22  
23

24 46. On information and belief, Arastu has induced, and continues to induce,  
25 infringement of the '603 Patent pursuant to 35 U.S.C. § 271(b), by actively and knowingly  
26 inducing, directing, causing, and encouraging others, including, but not limited to, its customers  
27 and end users, to make, use, sell, and/or offer to sell in the United States, and/or import into the  
28

1 United States, DDR3, LPDDR3, DDR4, and LPDDR4 systems that incorporate the Accused  
 2 Arastu Products. Arastu had the knowledge of the '603 Patent and acted with specific intent to  
 3 encourage its customers and end users to make, use, sell, and/or offer to sell in the United States  
 4 and/or import into the United States the infringing instrumentalities described above, including  
 5 by providing the Accused Arastu Products, corresponding technical documentation, and assisting  
 6 customers with integrating, testing, and verification thereof.

7  
 8 47. On information and belief, Arastu has committed the foregoing infringing  
 9 activities without a license.

10 48. On information and belief, Arastu's infringing activities commenced at least six  
 11 years prior to the filing of this complaint, entitling CCO to past damages.

12 49. Arastu knew the '603 Patent existed, knew of its claims, and knew of Arastu's  
 13 infringing products while committing the foregoing infringing acts, thereby willfully, wantonly,  
 14 and deliberately infringing the '603 Patent.

#### 15 **PRAYER FOR RELIEF**

16  
 17 WHEREFORE, Plaintiff CCO prays for the judgment in its favor against the Arastu  
 18 Defendants, and specifically, for the following relief:

- 19 A. Entry of judgment in favor of CCO against the Arastu Defendants on all counts;
- 20 B. Entry of judgment that the Arastu Defendants have infringed the Patents-in-Suit;
- 21 C. Entry of judgment that the Arastu Defendants' infringement of the Patents-in-Suit  
 22 has been willful;
- 23 D. Award of compensatory damages adequate to compensate CCO for the Arastu  
 24 Defendants' infringement of the Patent-in-Suit, in no event less than a reasonable royalty trebled  
 25 as provided by 35 U.S.C. § 284;
- 26 E. Declaration and finding that the Arastu Defendants' conduct in this case is  
 27  
 28

1 exceptional under 35 U.S.C. § 285;

2 F. Award of reasonable attorneys' fees and expenses against the Arastu Defendants  
3 pursuant to 35 U.S.C. § 285;

4 G. Award of CCO's costs;

5 H. Pre-judgment and post-judgment interest on CCO's award; and

6 I. All such other and further relief as the Court deems just or equitable.  
7

8 **DEMAND FOR JURY TRIAL**

9 Pursuant to Rule 38 of the Fed. R. Civ. P., Plaintiff CCO hereby demands trial by jury in  
10 this action of all claims so triable.

11  
12 Dated: June 26, 2019

Respectfully submitted,

13 /s/ Dmitry Kheyfits  
14 Dmitry Kheyfits (SBN 321326)  
15 dkheyfits@kblit.com  
16 KHEYFITS BELENKY LLP  
17 4 Embarcadero Center, Suite 1400  
18 San Francisco, CA 94111  
19 Tel: 415-429-1739  
20 Fax: 415-429-6347

21 Andrey Belenky  
22 (*pro hac vice* to be filed)  
23 abelenky@kblit.com  
24 Hanna G. Cohen  
25 (*pro hac vice* to be filed)  
26 hgcohen@kblit.com  
27 KHEYFITS BELENKY LLP  
28 1140 Avenue of the Americas, 9th Floor  
New York, NY 10036  
Tel: 212-203-5399  
Fax: 212-203-6445

*Attorneys for Plaintiff*  
*Computer Circuit Operations LLC*